

INTEGRATED CIRCUIT



Ref
621.381
In61
2014
x




TABLE OF CONTENTS

INTEGRATED CIRCUIT



3G eLEARNING

TABLE OF CONTENTS

1. Analog Electronics	1.6.7 FET/MOSFET Biasing.....	33
1.1 Characteristics Of Diode.....	2. Digital Electronics	
1.1.1 Junction Theory.....	2.1 Combinational Logic Circuits.....	40
1.1.2 Capacitance in pn Junction Diode.....	2.2 Minimization Of Boolean Functions	41
1.1.3 Transition Capacitance	2.2.1 Algebraic Theorems.....	41
1.2 Different Types Of Diodes And Their Characteristic	2.2.2 Karnaguh Map and Applications	43
1.2.1 Diode	2.3 Ic Families (Ttl Mos And Cmos)	45
1.2.2 Zener Diode.....	2.3.1 Bipolar Logic Families	45
1.2.3 Breakdown Mechanism.....	2.3.2 The Saturated Bipolar Logic Families Are.....	46
1.3 Characteristics Of Bjt.....	2.3.3 Various Characteristics.....	47
1.3.1 BJT: Bipolar Junction Transistor	2.3.4 Resistors-Transistor Logic (RTL).....	50
1.3.2 Early Effect.....	2.3.5 Direct-Coupled Transistor Logic (DCTL).....	50
1.3.3 The Physical Behavior of Bipolar Transistor.....	2.3.6 Integrated Injection Logic (I ² L).....	51
1.4 Characteristics Of Jfet.....	2.3.7 Diode-Transistor Logic (DTL).....	51
1.4.1 Two Types: N Channel and P Channel.....	2.3.8 High-Threshold Logic (HTL).....	52
1.4.2 Various Relationship of FET	2.3.9 Transistor Transistor Logic (Ttl).....	52
1.5 Characteristics Of Mosfet.....	2.3.10 Schottky Ttl.....	53
1.5.1 Depletion Type Mosfet.....	2.3.11 Emitter-Couple Logic (Ecl) or Current Mode Logic(Cml).....	54
1.5.2 Enhancement Type Mosfet.....	2.3.12 Mos-Logic.....	55
1.6 Biasing And Stabilization.....	2.3.13 Cmos-Nand Gate.....	57
1.6.1 Stabilization	2.3.14 Wired Logic	60
1.6.2 Stability Factor.....	2.3.15 Logic Families Comparison.....	61
1.6.3 Self-BIAS/Potential Divider/Emitter BIAS.....		
1.6.4 Compensation Techniques		
1.6.5 Thermistor.....		
1.6.6 Sensistor Compensation		

2.4	Arithmetic Circuits	61	4.	Flip-Flops	
2.4.1	Half Adder.....	61	4.1	Basic Flip-Flop Circuit.....	100
2.4.2	Full Adder.....	62	4.2	Types of Flip-Flop.....	102
2.4.3	Realization of Full Adder Using Ha and Or Gate.....	63	4.2.1	Clocked SR Flip-Flop.....	102
2.4.4	Half Subtractor.....	64	4.2.2	JK Flip-Flop.....	103
2.4.5	Binary-To-Gray Code Converter.....	65	4.2.3	T Flip-Flop.....	105
2.4.6	Gray-To-Binary Code Converter.....	65	4.2.4	D Flip-Flop.....	106
2.4.7	Error Detecting Code.....	66	4.3	Master-Slave Flip Flop.....	106
2.5	Comparators	67	4.4	Triggering of Flip Flop.....	107
2.5.1	One Bit Comparator.....	67	4.5	Timing Signal.....	108
2.5.2	Four Bit Comparator.....	67	5.	Analog to Digital Converters	
2.6	Schmitt Trigger	68	5.1	Digital-to-Analog Converters.....	111
2.6.1	Regenerative Comparator (Schmitt Trigger).....	68	5.1.1	Types of D/A Converters.....	112
3.	Standard Integrated Circuits (ICs)		5.1.2	Digital-to-Analog Converters.....	113
3.1	Resistor-Transistor Logic (RTL).....	71	5.1.3	Types of D/A Converters.....	113
3.2	Diode-Transistor Logic (DTL).....	74	5.1.3	D/A Performance Characteristics.....	114
3.3	Transistor-Transistor Logic (TTL).....	76	5.1.4	Major Component of the Binary Weighted Resistance DAC.....	115
3.3.1	Test Parameters for TTL Devices.....	79	5.1.5	R-2R Ladder Network.....	115
3.4	Emitter-Coupled Logic (ECL).....	80	5.1.6	Analog-to-Digital Converters: Types of ADC.....	116
3.4.1	Implementation.....	82	5.2	Basics of Number System	118
3.4.2	Operation.....	83	5.2.1	Number Systems and Codes.....	118
3.5	Integrated Circuit (IC)	84	5.2.2	Binary Number System.....	119
3.5.1	Design.....	84	5.2.3	Binary-to-Decimal Conversion.....	119
3.5.2	The Manufacturing Process.....	84	5.2.4	Decimal-to-Binary Conversion.....	119
3.6	High Threshold Logic (HTL)	87	5.2.5	Sign-Magnitude Representation.....	120
3.6.1	Advantages.....	88	5.2.6	Binary Arithmetic.....	122
3.6.2	Disadvantages.....	88	5.2.7	Codes.....	122
3.7	NMOS and CMOS Logic Gates	89	5.3	Data Representation	125
3.7.1	Overview of CMOS.....	91	6.	Filters, Amplifiers, and Oscillators	
3.7.2	Important Feature of CMOS.....	91	6.1	Op-Amp Based Active Filters.....	126
3.7.3	Test parameters of CMOS.....	92	6.1.1	Active Filter.....	126
3.7.4	Important Feature of NMOS.....	96	6.1.2	Filter Specification.....	127
3.7.5	CMOS versus TTL.....	96			

6.1.3	Characteristic and Terminology	129	7.1.2	Op-Amp and Its Application in Timing Circuit	166
6.1.4	All Pole Filter.....	130	7.1.3	Monostable Multivibrator.....	167
6.1.5	First Order Active Low Pass Filter.....	133	7.1.4	555 Timer.....	168
6.2	Operational Amplifiers.....	135	7.2	Flip Flops	170
6.2.1	Application of OPS Amplifier.....	136	7.2.1	A 1-Bit Memory Cell.....	170
6.3	Instrumentation Amplifier	147	7.2.2	Clocked S-R Flip-Flop	171
6.4	Precision Rectifier.....	150	7.2.3	J-K Flip Flop	174
6.5	V To I And I To V Converter.....	151	7.2.4	T- FF.....	177
6.5.1	Current-to-Voltage Converter	151	7.2.5	D-FF.....	178
6.5.2	Voltage-to-Current Converter With Grounded Load	152	7.2.6	Conversion of FFs	179
6.6	Oscillators	154	7.2.7	Uses of Ffs	182
6.6.1	The Barkhausen Criterion.....	154	7.3	Counters	182
6.6.2	Types of Oscillator.....	155	7.3.1	Type of Counters.....	183
6.6.3	Frequency of Oscillation Is Given By.....	156	7.3.2	Asynchronous.....	183
6.7	Signal Generators	157	7.4	Shift Register.....	185
6.7.1	Timer IC 555.....	157	7.5	Multiplexer	187
7.	Timers and Mono Stable Multivibrator		7.5.1	Combinational Logic Design Using Multiplexers	190
7.1	Timing Circuit	165	7.5.2	XOR Function Realization Using (4×1) MUX	191
7.1.1	Three Types of Multivibrator.....	165	7.5.3	Demultiplexers (Data Distributors)	192
			7.5.4	Decoders	192
			7.5.5	Comparison of Multiplexer and Decoder	192
			7.6	S/H Circuit	193

Bibliography